

Report KSC-TR-88-001

TECHNICAL PROGRESS REPORT NUMBER 1

Kendall Preston, Jr. Kensal Consulting Building 36 5701 E. Glenn Street Tucson, AZ 85712

15 November 1988

Progress Report for First Month N00014-88-C-0717

Distribution:

Addressee	Code	Number of Copies
Scientific Officer	N001	1
Administrative Contracting Officer	S0302A	1
Director, Naval Research Laboratory	N00173	1
ATTN: Code 2627		
Washington, D. C. 20375		
Defense Technical Information Center	S47031	12
Building 5, Cameron Station		
Alexandria, VA 22314		
Strategic Defense Initiative Organization	SDIO84	1
ATTN: T/IS The Pentagon		
Washington, D. C. 20301-7100		

Prepared for OFFICE OF NAVAL RESEARCH Department of the Navy 800 North Quincy Street Arlington, VA 22217

Scientific Officer
Office of Naval Research
Attn: Dr. Keith Bromley
800 North Quincy Street
Arlington, VA 22217-5000



I This declared has been approved they mobile estones and ends; its entrance of the endirected.



SECURITY CLASSIFICATION OF THIS PAGE	REPORT DOCUM	MENTATION I	PAGE		j	
la REPORT SECURITY CLASSIFICATION Unclassified	16. RESTRICTIVE	16. RESTRICTIVE MARKINGS				
2a SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION/AVAILABILITY OF REPORT				
26 DECLASSIFICATION / DOWNGRADING SCHEDUL	E	Unlimited ·				
4 PERFORMING ORGANIZATION REPORT NUMBER(S) KSC-TR-88-001		5. MONITORING ORGANIZATION REPORT NUMBER(S) 0001AA				
6a. NAME OF PERFORMING ORGANIZATION Kensal Consulting	7a. NAME OF MONITORING ORGANIZATION Office of Naval Research					
6c. ADDRESS (City, State, and ZIP Code) Building 36, 5701 E. Glenn St. Tucson, AZ 85712		7b. ADDRESS (City, State, and ZIP Code) 800 North Quincy St. Arlington, VA 22217-5000				
8a. NAME OF FUNDING/SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER N00014-88-C-0717				
Bc. ADDRESS (City, State, and ZIP Code)			FUNDING NUMBER	_		
		PROGRAM ELEMENT NO. SDI 0-W	PROJECT NO. None	TASK NO.	ACCESSION NO.	
11. TITLE (Include Security Classification) Technical Progress Report Numb 12 PERSONAL AUTHOR(S) Kendall Preston Jr.	er 1					
13a TYPE OF REPORT 13b. TIME CO Progress FROM 880	OVERED CT01 to 880CT31	14. DATE OF REPO	ORT (Year, Month,	Day)	15. PAGE COUNT	
16 SUPPLEMENTARY NOTATION 17 COSATI CODES 1 FIELD GROUP SUB-GROUP 17 11 None 1. 17 05 01 A9 ABSTRACT (Continue on reverse if necessary This project on subpixel target de dimensional computing structures an optimum computing to an effi on studies on optimizing the design was that, for typical subpixel target cycles is small, there is an optimized data window being processed are result and will have significant in	Target Dete Signal Procession of a two-dimension of	number) to research in t detection ar silicon chip. ensional cellul sks where valuation than the	the optimized to research work reported ar automator ues of the number of the number of the field.	ation h in ed he	of three- the reduction of re concentrated ur conclusion of processing	
20 DISTRIBUTION/AVAILABILITY OF ABSTRACT SAME AS	RPT. DTIC USER		ECURITY CLASSIFI	CATION	1	
22a NAME OF RESPONSIBLE INDIVIDUAL Keith Bromley 22b IELEPHONE (Include Area Code) 22c. OFFICE SYMBOL 619-553-2535 7601T						

TECHNICAL PROGRESS REPORT

•	1	J:	И	B	E	R	1
---	---	----	---	---	---	---	---

MITIO	GUNCT			J4 U	1
DTIC :	FAB		•	\Box	Ì
Unann	ounced				
Justi:	ficati	on_			
Bv					
•	ibutio	n/			
	labili				
	Avail	an	d/0	r	
Dist	Spec	cia	1		
	1				
	}				
A-1	{	i			
	i				

Topic Number: SDIO 88-10

Title: Three Dimensional Cellular Automata for Subpixel Target Detection

Contract Number: N00014-88-C-0717

From: Kensal Consulting, Tucson, Arizona (Code: N00014)

To: Dr. Keith Bromley, NOSC, San Diego (Code: 0D9C9)

Project Description:

This project on subpixel target detection relates to research in the optimization of three-dimensional computing structures for use in target detection and to research in the reduction of an optimum computing structure to an efficiently-designed silicon chip.

Technical Progress:

Work commenced during October and concentrated on studies on optimizing the design of cellular automata for subpixel target detection. Before approaching the more complex three-dimensional automaton, the two-dimensional automaton for subpixel target detection was studied. Assuming the Logical Transform Image Processor structure patented by Preston (US patent 4,641,351, 3 February 1987) in a two-dimensional format using a square processing window with 32 processing elements, the following equation can be written:

TIME/WINDOW = $(W^2/32)$ te

where WxW is the size of the data window being processed, t is the clock cycle time, and c is the number of processing cycles required.

The number of windows to be processed are given by:

$$WINDOW = s^2/(W-b)^2$$

where SxS is the size of the total data window and b is the border overlap region. (Normally b = c.)

Thus the processing rate in terms of the total task per unit time is simply

RATE =
$$(W-2b)^2/s^2(W^2/32)$$
te


In reducing such a system to silicon we are interested in the task rate pur device. There are two major consumers of devices, namely, the multiply redundant window memories and the lookup tables. For a planar processor with 32 processing elements, the number of devices in the lookup tables is simply $32d_2$ where d_2 is the number of devices in the 32 lookup tables. Assuming 4 gates per cell, d_2 is equal to 2048. Let d_1 be the number of gates per cell in the triply redundant window memories and set it equal to 4. Under these assumptions we have plotted the task rate per device under three conditions, namely, b=c=2, b=c=4, and b=c=8. These graphs are attached, based on the further assumption that t=one microsecond and the value for S is 512. It is clear from the attached graphs that for b=c=4 and b=c=3, there is an optimum value of W which is significantly smaller than S. This maximum value increases as the value of b and c increases while other parameters are held constant. Furthermore, as expected, the task rate at optimum W decreases (due to the increasing value of b and c).

Our conclusion is that, for typical subpixel target detection tasks where values of b and c are small, there is an optimum size for the triply redundant memories in a two-dimension automaton for values of W significantly smaller that S. This is an unexpected result and will have significant impact on further design studies.

Plans for November 1988:

Based on the above discoveries, and still based on two-dimensional cellular automata computing structures, we will investigate design optimization for non-rectangular windows. We will also normalize task rate by introducing the new independent variable given by pixel rate.


PHP CELLULAR WINDOW PROCESSOR



Window (W)


Tast Rate per Device (R)

PHP CELLULAR WINDOW PROCESSOR



Window (W)

PHP CELLULAR WINDOW PROCESSOR



Window (W)